

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#### PATENT APPLICATION

Applicant : Gregory Starr

Application No. : 10/691,152 Confirmation No. : 6613

Filed : October 21, 2003

For : PROGRAMMABLE PHASE-LOCKED LOOP CIRCUITRY

FOR PROGRAMMABLE LOGIC DEVICE

Group Art Unit : 2816

New York, New York 10020 February 2, 2004

Hon. Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

#### INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 C.F.R. §§ 1.56 and 1.97, applicant hereby makes the following patents and publications of record in the above-identified patent application:

Graham et al. U.S. Patent Re. 35,797 (May 19, 1998)
Wahlstrom U.S. Patent 3,473,160 (October 14, 1969)
Bell et al. U.S. Patent 4,494,021 (January 15, 1985)
Shaw U.S. Patent 4,633,488 (December 30, 1986)
Threewitt et al. U.S. Patent 4,719,593 (January 12, 1988)

Tateishi U.S. Patent 4,857,866 (August 15, 1989)
Popat et al. U.S. Patent 4,868,522 (September 19,

Podkowa et al. U.S. Patent 4,959,646 (September 25, 1990)

Graham et al. U.S. Patent 5,072,195 (December 10, 1991)

Shizukuishi et al. U.S. Patent 5,075,575 (December 24, 1991)

Ashby et al. U.S. Patent 5,079,519 (January 7, 1992) Huang U.S. Patent 5,121,014 (June 9, 1992) Hotta et al. U.S. Patent 5,133,064 (July 21, 1992) Graham et al. U.S. Patent 5,204,555 (April 20, 1993) Kersh U.S. Patent 5,208,557 (May 4, 1993)

```
Norman et al. U.S. Patent 5,239,213 (August 24,
1993)
     Wright et al. U.S. Patent 5,349,544 (September 20,
1994)
     Kasturia U.S. Patent 5,394,116 (February 28, 1995)
     West et al. U.S. Patent 5,397,943 (March 14, 1995)
     Nakao U.S. Patent 5,418,499 (May 23, 1995)
     Ishibashi U.S. Patent 5,420,544 (May 30, 1995)
     Fukuda U.S. Patent 5,424,687 (June 13, 1995)
     Meyer U.S. Patent 5,448,191 (September 5, 1995)
     Huizer U.S. Patent 5,477,182 (December 19, 1995)
     Chiang U.S. Patent 5,506,878 (April 9, 1996)
     Hotta et al. U.S. Patent 5,542,083 (July 30, 1996)
     Iga U.S. Patent 5,581,214 (December 3, 1996)
     Mizuno U.S. Patent 5,629,651 (May 13, 1997)
     Jefferson U.S. Patent 5,642,082 (June 24, 1997)
     Erickson et al. U.S. Patent 5,646,564 (July 8, 1997)
     Chang et al. U.S. Patent 5,656,959 (August 12, 1997)
     Tsai et al. U.S. Patent 5,691,669 (November 25,
1997)
     Jefferson U.S. Patent 5,699,020 (December 16, 1997)
     DeHon et al. U.S. Patent 5,742,180 (April 21, 1998)
     Jefferson et al. U.S. Patent 5,744,991 (April 28,
1998)
     Rostoker et al. U.S. Patent 5,777,360 (July 7, 1998)
     Erickson U.S. Patent 5,815,016 (September 29, 1998)
     Reddy et al. U.S. Patent 5,847,617 (December 8,
1998)
     Yeung et al. U.S. Patent 5,889,436 (March 30, 1999)
     Aggarwal et al. U.S. Patent 5,900,757 (May 4, 1999)
     Boudry U.S. Patent 5,952,891 (September 14, 1999)
     Jefferson et al. U.S. Patent 5,963,069 (October 5,
1999)
     Li U.S. Patent 5,970,110 (October 19, 1999)
     Wang et al. U.S. Patent 5,974,105 (October 26, 1999)
     Smith U.S. Patent 5,987,543 (November 16, 1999)
     New U.S. Patent 5,999,025 (December 7, 1999)
     Talaga, Jr., et al. U.S. Patent 6,014,048
(January 11, 2000)
     Albu et al. U.S. Patent 6,043,677 (March 28, 2000)
     Miller, Jr., et al. U.S. Patent 6,069,506 (May 30,
2000)
     Shen et al. U.S. Patent 6,069,507 (May 30, 2000)
     Embree U.S. Patent 6,104,222 (August 15, 2000)
     Huang et al. U.S. Patent 6,114,915 (September 5,
2000)
     Linebarger et al. U.S. Patent 6,141,394
(October 31, 2000)
     Jeong et al. U.S. Patent 6,144,242 (November 7,
2000)
     Tsai et al. U.S. Patent 6,157,266 (December 5, 2000)
     Wu et al. U.S. Patent 6,249,189 (June 19, 2001)
     Sung et al. U.S. Patent 6,252,419 (June 26, 2001)
     Nelson et al. U.S. Patent 6,278,332 (August 21,
2001)
     Friedberg et al. U.S. Patent 6,320,469
(November 20, 2001)
```

Sung et al. U.S. Patent 6,373,278 (April 16, 2002)
Williams U.S. Patent 6,411,150 (June 25, 2002)
Horan et al. U.S. Patent 6,462,623 (October 8, 2002)
Sung et al. U.S. Patent 6,483,886 (November 19, 2002)

Aung et al. U.S. Patent Application Publication No. 2001/0033188 Al (October 25, 2001)

Europe 0 266 065 (May 4, 1988)

Europe 0 416 930 (March 13, 1991)

Europe 0 778 517 (June 11, 1997)

Europe 0 987 822 (March 22, 2000)

Europe 1 056 207 (November 29, 2000)

Japan 1-137646 (May 30, 1989)

Japan Patent Abstract No. 10,215,156 (August 11, 1998)

Advanced Micro Devices, Inc., "Am2971 Programmable Event Generator (PEG)," Publication No. 05280, Rev. C, Amendment /0, pp. 4-286 - 4-303 (July 1986)

Advanced Micro Devices, Inc., "AmPAL\*23S8 20-Pin IMOX PAL-Based Sequencer," Publication No. 06207, Rev. B, Amendment /0, pp. 4-102 - 4-121 (October 1986)

Agere Systems, Inc., "ORCA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC," Preliminary Data Sheet, pp. 1-35 (July 2001)

Agere Systems, Inc., "ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver," Product Brief, pp. 1-6 (July 2001)

Agere Systems, Inc., "ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver," Product Brief, pp. 1-36 (August 2001)

DynaChip Corp., "Application Note: Using Phase Locked Loops in DL6035 Devices" (1998)

DynaChip Corp., DY6000 Family Datasheet (December 1998)

Ko, U., et al., "A 30-ps Jitter, 3.6 μs Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays," Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, Publication No. 0-7803-0826-3/93, pp. 23.3.1-23.3.4 (May 9-12, 1993)

LSI Logic Corp., 500K Technology Design Manual (Document DB04-000062-00, First Edition), pp. 8-1 - 8-33 (December 1996)

Lucent Technologies, Inc., "Optimized Reconfigurable Cell Array (ORCA) OR3Cxxx/OR3Txxx Series Field-Programmable Gate Arrays," Preliminary Product Brief, (November 1997)

Lucent Technologies, Inc., "ORCA Series 3 Field-Programmable Gate Arrays," Preliminary Data Sheet, Rev. 01 (August 1998)

Monolithic Memories, Inc., "Programmable Array Logic PAL20RA10-20 Advance Information," pp. 5-95 - 5-102 (January 1988)

National Semiconductor Corp., <u>LVDS Owner's Manual &</u> Design Guide (April 25, 1997)

National Semiconductor Corp., "DS90CR285/DS90CR286+3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHZ," (March 1998)

Xilinx, Inc., "Virtex 2.5V Field Programmable Gate Arrays Advance Product Specification (Version 1.0)" (October 20, 1998)

Xilinx, Inc., "Application Note: Using the Virtex
Delay-Locked Loop (Version 1.31)" (October 21, 1998)

Zaks, R., et al., <u>From Chips to Systems: An</u>
<u>Introduction to Microcomputers</u>, pp. 54-61 (Prentice-Hall,
Inc., Englewood Cliffs, N.J., 1987)

Copies of the aforementioned publications, which are listed on the accompanying Form PTO-1449 (submitted in duplicate), are enclosed herewith.

It is respectfully requested that these patents and publications be (1) fully considered by the Patent and Trademark Office during examination of this application; and (2) printed on any patent which may issue on this application. Applicant requests that a copy of Form PTO-1449, as considered and initialled by the Examiner, be returned with the next communication.

An early and favorable action is respectfully requested.

Respectfully submitted,

Jeffrey H. Ingerman

Reg. No. 31,069

Attorney for Applicant

FISH & NEAVE

Customer No. 1473

1251 Avenue of the Americas

New York, New York 10020-1105

Tel.: (212) 596-9000

I hereby certify that this Correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope Addressed to:. Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 on

Signature of Person Signing

5

FORM PTO-1	
QE JO	PATEN'
Alan . Col	· ¥\NFORMATIC
10 350	STATEMENT
(4)	THE STATE OF THE S
CATEMI & TR	Maria
EXAMINER INITIAL	DOCUMENT NUMBER
	D . 05 707

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

NFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NO. AL-256	APPLN. NO. 10/691,152
APPLICANT Gregory Starr	CONF. NO. 6613
FILING DATE October 21, 2003	GROUP ART UNIT 2816

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	Re. 35,797	5/1998	Graham et al.	326	40	
	3,473,160	10/1969	Wahlstrom	326	41	
	4,494,021	1/1985	Bell et al.	307	591	
	4,633,488	12/1986	Shaw	375	120	
	4,719,593	1/1988	Threewitt et al.	364	900	
	4,857,866	8/1989	Tateishi	331	1A	
	4,868,522	9/1989	Popat et al.	331	2	
	4,959,646	9/1990	Podkowa et al.	340	825.83	
	5,072,195	12/1991	Graham et al.	331	2	
	5,075,575	12/1991	Shizukuishi et al.	307	465	
	5,079,519	1/1992	Ashby et al.	331	1A	

#### FOREIGN PATENT DOCUMENTS

EXAMINER	DOCUMENT	D. T.	OO! NITDY	TRANSLATI		TRANSLAT	COUNTRY CLASS CURCLASS TRAI		LATION
INITIAL	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO		
	0 266 065	5/1988	European Pat. Off.						
	0 416 930	3/1991	European Pat. Off.						
	0 778 517 ·	6/1997	European Pat. Off.				-		
	0 987 822	3/2000	European Pat. Off.						

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
	Advanced Micro Devices, Inc., "Am2971 Programmable Event Generator (PEG)," Publication No. 05280, Rev. C, Amendment /0, pp. 4-286 - 4-303 (July 1986)
	Advanced Micro Devices, Inc., "AmPAL*23S8 20-Pin IMOX PAL-Based Sequencer," Publication No. 06207, Rev. B, Amendment /0, pp. 4-102 - 4-121 (October 1986)
	Agere Systems, Inc., "ORCA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC," Preliminary Data Sheet, pp. 1-35 (July 2001)
	Agere Systems, Inc., "ORCA 8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver," Product Brief, pp. 1-6 (July 2001)
	Agere Systems, Inc., "ORCA 8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver," Product Brief, pp. 1-36 (August 2001)

#### **EXAMINER**

#### DATE CONSIDERED

FORM P	ΓΟ-14	49
OE	JCIO	
6	Agh.	ANA TAGE
To all	2	XX.
<del></del>		

NFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NO.	APPLN. NO.
AL-256	10/691,152
APPLICANT	CONF. NO.
Gregory Starr	6613
FILING DATE	GROUP ART UNIT
October 21, 2003	2816

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,121,014	6/1992	Huang	327	276	
	5,133,064	7/1992	Hotta et al.	395	550	
	5,204,555	4/1993	Graham et al.	307	465	
	5,208,557	5/1993	Kersh	331	57	-
	5,239,213	8/1993	Norman et al.	326	38	
•	5,349,544	9/1994	Wright et al.	364	600	
	5,394,116	2/1995	Kasturia	331	34	
	5,397,943	3/1995	West et al.	326	39	
	5,418,499	5/1995	Nakao	331	57	
	5,420,544	5/1995	Ishibashi	331	11	
	5,424,687	6/1995	Fukuda	331	11	

#### FOREIGN PATENT DOCUMENTS

EXAMINER	DOCUMENT		0.0111/2017		SUBCLASS	TRANSLATION	
INITIAL	NUMBER	DATE	COUNTRY	CLASS		YES	NO
	1 056 207	11/2000	European Pat. Off.				
	1-137646	5/1989	Japan				
	10,215,156	8/1998	Japan Pat. Abstract				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
	DynaChip Corp., "Application Note: Using Phase Locked Loops in DL6035 Devices" (1998) .
•	DynaChip Corp., DY6000 Family Datasheet (December 1998)
•	Ko, U., et al., "A 30-ps Jitter, 3.6 μs Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays," <u>Proceedings of the IEEE 1993 Custom Integrated Circuits Conference</u> , Publication No. 0-7803-0826-3/93, pp. 23.3.1-23.3.4 (May 9-12, 1993)
	LSI Logic Corp., 500K Technology Design Manual (Document DB04-000062-00, First Edition), pp. 8-1 - 8-33 (December 1996)
	Lucent Technologies, Inc., "Optimized Reconfigurable Cell Array (ORCA®) OR3Cxxx/OR3Txxx Series Field-Programmable Gate Arrays, Preliminary Product Brief, (November 1997)

#### **EXAMINER**

### DATE CONSIDERED

FORM PTO-144	
ATENT & TH	

NFORMATION DISCLOSURE TATEMENT BY APPLICANT

ATTY. DOCKET NO.	APPLN. NO.
AL-256	10/691,152
APPLICANT	CONF. NO.
Gregory Starr	6613
FILING DATE	GROUP ART UNIT
October 21, 2003	2816

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,448,191	9/1995	Meyer	327	105	
	5,477,182	12/1995	Huizer	327	261	
	5,506,878	4/1996	Chiang	377	39	
	5,542,083	7/1996	Hotta	709	400	
	5,581,214	12/1996	lga	331	16	
	5,629,651	5/1997	Mizuno	331	34	
	5,642,082	6/1997	Jefferson	331	25	
	5,646,564	7/1997	Erickson et al.	327	158	
	5,656,959	8/1997	Chang et al.	327	105	
	5,691,669	11/1997	Tsai et al.	331	17	
	5,699,020	12/1997	Jefferson	331	17	

#### FOREIGN PATENT DOCUMENTS

EXAMINER	DOCUMENT		00111701	0.400	SUBCLASS	TRANSLATION	
INITIAL	NUMBER	DATE	COUNTRY	CLASS		YES	NO
		-					

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
•	Lucent Technologies, Inc., "ORCA® Series 3 Field-Programmable Gate Arrays, Preliminary Data Sheet, Rev. 01 (August 1998)
	Monolithic Memories, Inc., "Programmable Array Logic PAL20RA10-20 Advance Information," pp. 5-95 - 5-102 (January 1988)
	National Semiconductor Corp., LVDS Owner's Manual & Design Guide (April 25, 1997)
	National Semiconductor Corp., "DS90CR285/DS90CR286 +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHZ," (March 1998)
	Xilinx, Inc., "Virtex 2.5V Field Programmable Gate Arrays Advance Product Specification (Version 1.0) (October 20, 1998)

#### **EXAMINER**

FORM PTO-1449	
QE JC10	
一个 地	F
600	7
1 48 3	

ORMATION DISCLOSURE ATEMENT BY APPLICANT

ATTY. DOCKET NO. AL-256	APPLN. NO. 10/691,152
APPLICANT Gregory Starr	CONF. NO. 6613
FILING DATE October 21, 2003	GROUP ART UNIT 2816

ENT	5	U.S.	PATENT DOCUME	NTS		
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,742,180	4/1998	DeHon et al.	326	40	
	5,744,991	4/1998	Jefferson et al.	327	158	
	5,777,360	7/1998	Rostoker et al.	257	315	
	5,815,016	9/1998	Erickson	327	158	
	5,847,617	12/1998	Reddy et al.	331	57	
	5,889,436	3/1999	Yeung et al.	331	2	
	5,900,757	5/1999	Aggarwal et al.	327	198	
	5,952,891	9/1999	Boudry	331	57	
	5,963,069	10/1999	Jefferson et al.	327	158	
	5,970,110	10/1999	Li	377	48	
	5,974,105	10/1999	Wang et al.	375	376	
		FOREIG	GN PATENT DOCU	MENTS		·
EXAMINER	DOCUMENT	CUMENT		CLASS	CURCLASS	TRANSLATION
INTERIOR	NILIMPED	DATE	COUNTRY	CLASS	SUBCLASS	\/FC   \/\C

EXAMINER	DOCUMENT	5.75	OOUNTDY	01.400	SUBCLASS	TRANSLATION	
INITIAL	NUMBER	DATE	COUNTRY	CLASS		YES	NO
		-					
		·					

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
×	Xilinx, Inc., "Application Note: Using the Virtex Delay-Locked Loop (Version 1.31) (October 21, 1998)-
	Zaks, R., et al., From Chips to Systems: An Introduction to Microcomputers, pp. 54-61 (Prentice-Hall, Inc., Englewood Cliffs, N.J., 1987)
4.	

**EXAMINER** 

DATE CONSIDERED

FORM PTO	-1449
VSE.	1C103
10 1	ON BUT
1 400	
PATENT	& TRACE

NFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NO. AL-256	APPLN. NO. 10/691,152
APPLICANT Gregory Starr	CONF. NO. 6613
FILING DATE October 21, 2003	GROUP ART UNIT 2816

U.S. PATENT DOCUMENTS

		Ų.Q	TATENT BOODING	.1410		
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,987,543	11/1999	Smith	710	70	
	5,999,025	12/1999	New	327	156	
	6,014,048	1/2000	Talaga, Jr., et al.	327	156	
	6,043,677	3/2000	Albu et al.	326	39	
	6,069,506	5/2000	Miller, Jr., et al.	327	156	
	6,069,507	5/2000	Shen et al.	327	156	
	6,104,222	8/2000	Embree	327	156	
	6,114,915	9/2000	Huang et al.	331	25	
	6,141,394	10/2000	Linebarger et al.	375	376	
	6,144,242	11/2000	Jeong et al.	327	269	
	6,157,266	12/2000	Tsai et al.	331	57	
				1451150		

#### FOREIGN PATENT DOCUMENTS

EXAMINER	DOCUMENT	5.475	OOL INTEN	01.400	OLIDOL AGO	TRANSI	ATION
INITIAL	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO
	-						
				<u> </u>			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL			

**EXAMINER** 

FORM PTO 1449	9
SE 1C10	43
0 30	煙
1 40	
- Lake - 0 TP	<b>y</b>

FORMATION DISCLOSURE TATEMENT BY APPLICANT

ATTY. DOCKET NO. AL-256	APPLN. NO. 10/691,152
APPLICANT Gregory Starr	CONF. NO. 6613
FILING DATE October 21, 2003	GROUP ART UNIT 2816

MENTO		U.S.	. PATENT DOCUM	ENTS		
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	6,249,189	6/2001	Wu et al.	331	18	
	6,252,419	6/2001	Sung et al.	326	38	
	6,278,332	8/2001	Nelson et al.	331	17	
	6,320,469	11/2001	Friedberg et al.	331	1A	
	6,373,278	4/2002	Sung et al.	326	38	
	6,411,150	6/2002	Williams	327	281	
	6,462,623	10/2002	Horan et al.	331	17	
	6,483,886	11/2002	Sung et al.	375	376	
	2001/0033188 A1	10/2001	Aung et al.	327	141	
					<u></u>	
		FORE	GN PATENT DOCL	JMENTS		
EXAMINER	DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION

		01.00	0.1501.400	TRANSL	ATION
DATE	COUNTRY	CLASS	SUBCLASS	YES	NO

INITIAL	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL				
•				
•				
			 	*

**EXAMINER** 

FORM PTO 1449	
(8 E 30,0)	
(O) [10]	<b>}</b> F
1 80, 8	T'
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<u> </u>
PATENT & TRANS	

FORMATION DISCLOSURE TATEMENT BY APPLICANT

ATTY. DOCKET NO. AL-256	APPLN. NO. 10/691,152
APPLICANT Gregory Starr	CONF. NO. 6613
FILING DATE October 21, 2003	GROUP ART UNIT 2816

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	Re. 35,797	5/1998	Graham et al.	326	40	
	3,473,160	10/1969	Wahlstrom	326	41	
	4,494,021	1/1985	Bell et al.	307	591	
	4,633,488	12/1986	Shaw	375	120	
	4,719,593	1/1988	Threewitt et al.	364	900	
	4,857,866	8/1989	Tateishi	331	1A	•
	4,868,522	9/1989	Popat et al.	331	2	
	4,959,646	9/1990	Podkowa et al.	340	825.83	
	5,072,195	12/1991	Graham et al.	331	2	
	5,075,575	12/1991	Shizukuishi et al.	307	465	
	5,079,519	1/1992	Ashby et al.	331	1A	
		FORE	IGN PATENT DOCUM	IENTS		
EXAMINER	DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
•	Advanced Micro Devices, Inc., "Am2971 Programmable Event Generator (PEG)," Publication No. 05280, Rev. C, Amendment /0, pp. 4-286 - 4-303 (July 1986)
•	Advanced Micro Devices, Inc., "AmPAL*23S8 20-Pin IMOX PAL-Based Sequencer," Publication No. 06207, Rev. B, Amendment /0, pp. 4-102 - 4-121 (October 1986)
	Agere Systems, Inc., "ORCA ORT82G5 0.622/1.0-1.25/2.0-2.5/3.125 Gbits/s Backplane Interface FPSC," Preliminary Data Sheet, pp. 1-35 (July 2001)
	Agere Systems, Inc., "ORCA 8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver," Product Brief, pp. 1-6 (July 2001)
	Agere Systems, Inc., "ORCA 8850 Field-Programmable System Chip (FPSC) Eight Channel x 850 Mbits/s Backplane Transceiver," Product Brief, pp. 1-36 (August 2001)

#### **EXAMINER**

#### DATE CONSIDERED

FORM P	TO-144	19
OE	JCI	1
	all the	ŽN
10,	20,00	\ <u>\$</u>
1 40		Ž
PATT	NT & TRE	

IFORMATION DISCLOSURE TATEMENT BY APPLICANT

ATTY. DOCKET NO.	APPLN. NO.
AL-256	10/691,152
APPLICANT	CONF. NO.
Gregory Starr	6613
FILING DATE	GROUP ART UNIT
October 21, 2003	2816

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,121,014	6/1992	Huang	327	276	
	5,133,064	7/1992	Hotta et al.	395	550	
	5,204,555	4/1993	Graham et al.	307	465	
	5,208,557	5/1993	Kersh	331	57	
	5,239,213	8/1993	Norman et al.	326	38	
	5,349,544	9/1994	Wright et al.	364	600	
	5,394,116	2/1995	Kasturia	331	34	
	5,397,943	3/1995	West et al.	326	39	
	5,418,499	5/1995	Nakao	331	57	
	5,420,544	5/1995	Ishibashi	331	11	
	5,424,687	6/1995	Fukuda	331	11	
		FORE	IGN PATENT DOCUM	ENTS		

EXAMINER	DOCUMENT	5.475	0011117777	01.400	011001400	TRANSLATION		
INITIAL	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO	
	1 056 207	11/2000	European Pat. Off.					
	1-137646	5/1989	Japan					
	10,215,156	8/1998	Japan Pat. Abstract					

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	O THE TO CONTENT O (Including Flourier) That you are the agos, Electronic
EXAMINER INITIAL	
	DynaChip Corp., "Application Note: Using Phase Locked Loops in DL6035 Devices" (1998)
	DynaChip Corp., DY6000 Family Datasheet (December 1998)
•	Ko, U., et al., "A 30-ps Jitter, 3.6 µs Locking, 3.3-Volt Digital PLL for CMOS Gate Arrays," <u>Proceedings of the IEEE 1993 Custom Integrated Circuits Conference</u> , Publication No. 0-7803-0826-3/93, pp. 23.3.1-23.3.4 (May 9-12, 1993)
	LSI Logic Corp., 500K Technology Design Manual (Document DB04-000062-00, First Edition), pp. 8-1 - 8-33 (December 1996)
	Lucent Technologies, Inc., "Optimized Reconfigurable Cell Array (ORCA®) OR3Cxxx/OR3Txxx Series Field-Programmable Gate Arrays, Preliminary Product Brief, (November 1997)

#### **EXAMINER**

#### DATE CONSIDERED

FORM PTO	1449
VS F 3	CON
0 %	煙
1 43	
PATENT	3 THIS

IFORMATION DISCLOSURE TATEMENT BY APPLICANT

ATTY. DOCKET NO.	APPLN. NO.
AL-256	10/691,152
APPLICANT	CONF. NO.
Gregory Starr	6613
FILING DATE	GROUP ART UNIT
October 21, 2003	2816

**U.S. PATENT DOCUMENTS** 

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	5,448,191	9/1995	Meyer	327	105	
	5,477,182	12/1995	Huizer	327	261	
	5,506,878	4/1996	Chiang	377	39	
	5,542,083	7/1996	Hotta	709	400	
	5,581,214	12/1996	lga	331	16	
	5,629,651	5/1997	Mizuno	331	34	
	5,642,082	6/1997	Jefferson	331	25	
	5,646,564	7/1997	Erickson et al.	327	158	
	5,656,959	8/1997	Chang et al.	327	105	
	5,691,669	11/1997	Tsai et al.	331	17	
	5,699,020	12/1997	Jefferson	331	17	

#### FOREIGN PATENT DOCUMENTS

EXAMINER	DOCUMENT	l ·	001111701	01.400	OLIDOL AGO	TRANSLATION		
INITIAL	NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO	
_								

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER INITIAL	
	Lucent Technologies, Inc., "ORCA® Series 3 Field-Programmable Gate Arrays, Preliminary Data Sheet, Rev. 01 (August 1998)
	Monolithic Memories, Inc., "Programmable Array Logic PAL20RA10-20 Advance Information," pp. 5-95 - 5-102 (January 1988)
	National Semiconductor Corp., LVDS Owner's Manual & Design Guide (April 25, 1997)
	National Semiconductor Corp., "DS90CR285/DS90CR286 +3.3V Rising Edge Data Strobe LVDS 28-Bit Channel Link-66 MHZ," (March 1998)
	Xilinx, Inc., "Virtex 2.5V Field Programmable Gate Arrays Advance Product Specification (Version 1:0) (October 20, 1998)

#### **EXAMINER**

#### DATE CONSIDERED

FORM PTO-1449  U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE				ATTY. DOC AL-256			PLN. NO. /691,152	
NFORMATION DISCLOSURE ESTATEMENT BY APPLICANT			APPLICANT Gregory Starr			CONF. NO. 6613		
- ( EB 0 2	H. W.			FILING DATOCTOR	-		ROUP ART 16	UNIT
PATENT 8	U.S. PATENT DOCUMENTS							
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLAS	ss	FILING IF APPROF	
	5,742,180	4/1998	DeHon et al.	326	40			
	5,744,991	4/1998	Jefferson et al.	327	158			
	5,777,360	7/1998	Rostoker et al.	257	315			
	5,815,016	9/1998	Erickson	327	158			
	5,847,617	12/1998	Reddy et al.	331	57			
	5,889,436	3/1999	Yeung et al.	331	2			
	5,900,757	5/1999	Aggarwal et al.	327	198			
	5,952,891	9/1999	Boudry	331	57			
,	5,963,069	10/1999	Jefferson et al.	327	158			***
	5,970,110	10/1999	Li	377	48			
	5,974,105	10/1999	Wang et al.	375	376			
	_	FOREI	GN PATENT DOCU	MENTS	,			
EXAMINER	DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS		TRANSLATION	
INITIAL	NUMBER	DATE	COUNTRY	CLASS	SUBCLAS	<u> </u>	YES	NO
				1	-			
				-			ļ	
	071150 5 6 6	L	<u> </u>		10 =:		<u> </u>	
	OTHER DOC	UMENIS (Inc	luding Author, Title,	Date, Pertiner	it Pages, Etc	2.)		
EXAMINER INITIAL	-							
	Xilinx, Inc., "Applica	tion Note: Usir	ng the Virtex Delay-L	ocked Loop (\	/ersion 1.31	) (Od	ctober 21, 1	998)
•		n Chips to Sys	stems: An Introduction					

**EXAMINER** 

DATE CONSIDERED



INFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NO.	APPLN. NO.
AL-256	10/691,152
APPLICANT	CONF. NO.
Gregory Starr	6613
FILING DATE	GROUP ART UNIT
October 21, 2003	2816

U.S. PATENT DOCUMENTS

			. PATENT DOCUME	1113				
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS.	SUBCLASS	FILING DATE IF APPROPRIATE		
	5,987,543	11/1999	Smith	710	70			
	5,999,025	12/1999	New	327	156			
	6,014,048	1/2000	Talaga, Jr., et al.	327	156			
	6,043,677	3/2000	Albu et al.	326	39			
	6,069,506	5/2000	Miller, Jr., et al.	327	156			
	6,069,507	5/2000	Shen et al.	327	156			
	6,104,222	8/2000	Embree	327	156			
	6,114,915	9/2000	Huang et al.	331	25			
	6,141,394	10/2000	Linebarger et al.	375	376			
	6,144,242	11/2000	Jeong et al.	327	269			
	6,157,266	12/2000	Tsai et al.	331	57			
FOREIGN PATENT DOCUMENTS								
						•		

EXAMINER	DOCUMENT		COLINITON	01.400	SUBCLASS	TRANSLATION	
INITIAL	NUMBER	DATE	COUNTRY	CLASS		YES	NO
-					·		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

EXAMINER IŅITIAL			
			 · · · · · · · · · · · · · · · · · · ·
		,	

**EXAMINER** 

NFORMATION DISCLOSURE STATEMENT BY APPLICANT

ATTY. DOCKET NO.	APPLN. NO.
AL-256	10/691,152
APPLICANT	CONF. NO.
Gregory Starr	6613
FILING DATE	GROUP ART UNIT
October 21, 2003	2816

PATENT &	igi.	U.S	. PATENT DOCUM	ENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME :	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
	6,249,189	6/2001	Wu et al.	331	18		
	6,252,419	6/2001	Sung et al.	326	38		
-	6,278,332	8/2001	Nelson et al.	331	17		
	6,320,469	11/2001	Friedberg et al.	331	1A		
	6,373,278	4/2002	Sung et al.	326	38		
	6,411,150	6/2002	Williams	327	281		
	6,462,623	10/2002	Horan et al.	331	17		
	6,483,886	11/2002	Sung et al.	375	376		
	2001/0033188 A1	10/2001	Aung et al.	327	141		
		FOREI	GN PATENT DOCU	JMENTS			
EXAMINER	DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANS	LATION
INITIAL	NUMBER DATE		COUNTRY	CLASS	SUBCLASS	YES	NO
							<u> </u>
	OTHER DOO	CUMENTS (Inc	cluding Author, Title,	Date, Pertine	nt Pages, Etc.)		
EXAMINER INITIAL	-						
				_			
						-	
						<del>-</del>	

**EXAMINER**